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state or condition. In such a case, the stream of i~ip~il; 
pulses may be continuous, with readout occurring after 
the counter settles down, in response to one pulse ~ n d ,  
before a subsequent pulse is received. However, if the 
bit length of the counter is long and the inputpulse 
frequency is high, the maximum counter carry propaga- 
tion time may be several times the period of the input 
pulse. In such a situation it is no! possible to read out 
the counter's content between input pulses since, the 
counter may not reach a quiescent condition OF settle 
ABSTfPACT OF THE DISCLOSURE 
A noninterruptable digital counting system including 
a master multistage binary counter, whose maximum 
propagation time is longer than the period between suc- 
cessive input pulses, continuously supplied to the counter. 
A slave binary counter of equal stage length which is 
selectively coupled to the master counter and the source 
of input pulses, so that both counters have the same 
nominal count and both respond to the same input 
pulses. Logic control circuitry, for decoupling the slave 
from the master counter, preferably when the stages 
-- 
down before a subsequent pulse is applied. The only con- 
ventional way of reading out the counter is by interrupt- 
ing the supply of input pulses. Then, after the counter 
settles down, its content is read out after which time 
15 the supply of input pulses is resunred. However, in some 
applications it is not possible to interrupt the supply 
of input pulses to  the counter, which must be confii~uowa.;. 
In such cases, other then the conventional tcchi~iqu~ naust 
be employed to read out the countel-'s content. It  is toward 
20 a system to accomplish readout frona a counter, con:- 
tinuously supplied with input pulses that the present in- 
vention is directed to. 
of both are in a quiescent state. The logic control cir- 
cuitry also includes controls to disrupt the supply of in- 
put pulses at  a selected time instant, so that the count 25 
therein at  such instant represents the count also present 
in the master counter. 
The invention described herein was made in the per- 30 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 U.S.C. 2457.) 
2.5 
BACKGROUND OF THE INVENTION 
Field of the invention 
This invention relates to a frequency monitoring sys- 
tem and, more particularly, to a system for continuous- 40 
ly counting frequencies without interruption, while pro- 
viding a read out count of the countered frequencies 
at any desired instant in time. 
Description of the prior art 45 
- - 
The use of counters to count or monitor frequencies 
in the form of input pulse trains is wide spread in elec- 
tronic systems, used both in commercial and military 
applications. Counters are presently available which are 
capable of counting pulses, supplied at very high fre- 50 
quencies. Many of these counters are also provided with 
circuitry which enable the reading out of the counter's 
content. Generally, counters used in conjuction with 
digital computers, are multibit counters, in which the 
state of each binary stage represents a different bit of 55 
a multibit number, with the input stage of the counter 
representing the least significant bit. As the bit length 
of the counter increases, the maximum counter carry 
propagation time, representing the maximum possible 
time required for the counter to settle down after an 60 
input pulse, increases proportionately. The maximum 
counter carry propagation time represents the time during 
which a rippling phenomenon occurs in which each stage 
or bit changes from one state to another and affects a 
succeeding stage. Such as a phenomenon occurs when the 65 
count in a binary counter changes from a maximum to 
zero. 
When the frequency of the input pulses is low, so 
that the pulse period between successive input pulses 
is greater than the maximum counter carry propagation 70 
time, it is possible to read out the content of the counter 
between input pulses, while the counter is at aquiescent 
OBJECTS AND SUMMARY OF THE INVENTION 
Accordingly, it is a primary object of the present in- 
vention to provide a new noninterruptable d r ~ ~ t a l  couaf- 
ing system. 
Another object of the present invention IS the plo- 
vision of a system for reading aut the contcct of a 
counter which is continuo~~sly supi)l*eo' th input pulses 
A further object of the prescnt invellbxon is to accurafc- 
ly read out the content of a cor.nter, whose maximum 
counter carry propagation time is greater thaa the period 
between input pulses, without interluptlng +he supply of 
the input pulses to the counter. 
Still another object of the present invcntror~ is to pro- 
vide a new relatively simple system f a  reading out the 
content of a multibit counter which is continuously sup- 
plied with input pulses, the time period be'iweeaa iwprtt 
pulses being less than the maximum countel carry pro- 
pagation time. 
These and other objects of the invention ale achieved 
by providing a noninterruptable digital counttng system, 
which includes a multibit counter, continuousiy supp'lred 
with input pulses. For explanatory purposes, this counter 
will hereafter be referred to as the "n;astcr counter" 
The system includes a second counter, hereafter referred 
to as the "slave counter" and conrrol iogic cilcuitry, tbz 
functiton of which is to control the responsc of the slave 
counter to the input pulses, continuously supplted to the 
master counter, as  well as, to th: stales of the binaly 
stages of the master counter. 
Briefly, the master counter coatlnuouslj counts the i:-- 
put pulses supplied thereto. Prior to th.: 1x11-e \\hen rhe 
count in the master counter is to be r-ad out withorit 
interrupting the supply of input pulses thereto, a fii4t 
control signal is supplied to the conra 01 logic clrciiitry of 
the system to cause the slayie coulter to  rcspolic: to 161': 
input pulses which are suppiicd lo the mLster counter. 
Thus, both counters respor,d to the sanic Input puiscs. 
However. the count in the two coullhers may dat3er. Then, 
a second control siznal is generated, in resporise to whrcn 
the slave countcr is ticd to the rnackr countc~ so that the 
states of the binary stages of the nalster tour-ter are trans- 
ferred to the slave counter. As a result, the count in both 
counters is nominally the same and, since each stage h 
the slave counter is tied and therefore is driven to tlae stat- 
of its corresponding stage in the master counter. 
Thereafter the slave counter is sepaiated from the 
master counter. However since the slave counter con- 
tinues to respond to the same input pulses that the nls ter  
counter responds to, even thorgh the two counters ale 
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separated from one anothsr, the count in the slave coun- in a set state, while being false and true: ~esptctibely, 
ter increases in synchronism with the count in the master when stage M23 is in a reset state. 
counter. Consequently, the count in the slave counter is FIG. 2 to which reference is made hcrein 1s a more 
the same as the count in the master counter, after being detailed block diagram of master counter SO,  slavcx comtcr 
separated and as long as the two countcrs rcspond to the 15 and thc 24 bit gating unit 20. As srcn Piom iz4G 1, 
same input pulses. Then, just prior to the time when the ' e x h  stage of madcr counter I@ conlp~ ascs of a flfl-- 
count in thc master countcr is to be read out, another con- flo2 which has two complernenta~ y c ~ ~ ~ f p u t s  laheled 1 
trol signal is supplied which interrupts the supply of in- and 0. When the stage is in the set stale, Ihc 1 output 
put pulses to the slave counter at the exact time when the is true or positive so that the o ~ i p u t  line associated 
count in the master counter is desired. After the slave therewith is a170 true. Correspondi~lgly. tI1; O o~riput JS 
counter condition, the count therefrom is read cut. How- lalse, so that the outprrt line connccted thereio 1s simi- 
ever, since the supply of input pulses is only interluptrd larly falce. Conversely, %hen thc staze 1s In a rccrt sll>tc, 
to the slave counter and not to the master counter, the the 1 output is falye and 0 oz:;lut 14  PIC Iach of 
master counter is free to continue to respond to each and thc stages of the maFtcr cocnter 10 bas t'lr e-e 1rpbl5 
every one of the input pulses supplied thercto. A subse- l5 designated S, C and R. Signals to input C ca.~sc ih? 
quer;t readout operation may be initiated when the slave staze to change states dependi~g uporr the sfalic level 
couater is again enabled lo respond to the input pulses of  th-, slei?als at inputs S and R. P7?e flip-flou ~h'ingcs 
and thereafter be tied to the master counter as herein- state inlrned~ately following a negative goin? trsiis1lro7 
before described. of the signals at input C, i.e. flom a true l e ~ e l  to a false 
In a preferred embodiment of the invention, the slave 20 level. If the signal at input C is a posrtrve p u l ~  tranlz, 
counter is disconnected from the master counter at a the state will change only after the t1a;Irng edge of a 
time when both the stages of both counters are at  a pulse. 
quiescent condition. Signal levels at inputs S and R cleternline what 
The novel features that are considered characteristic action if any the stage will take upon an acrl~atlng 
of this invention are set forth with particularity in the 25 signal at input C. When the signals at ~ n p r t s  S and R 
appended claims. The invention will best be understood are both true the flip-flop -xi11 rern2in as it WLLS inithorl 
from the following description when read in connection changing state. A false signal at h p u t  S sj'owq *he 
with the accompanying drawings. flip-flop to set, when activated by a negalrvc _ C ~ ~ P , T  pulse 
- - -  
BRIEF DESCRIPTION .8% THE DRAWINGS a<in$t C. On the other hand. a fak? signal at  rnput. 
30 R allows the flip-flop to reset when activ2ted by J nega- FIG. 1 is a block diagram of a preferred embodiment tive going pulse at input C. 
of the invention; As seen from FIG. 2, the 1 outpri: of eacn stage 
FIG. 2 is a block diagram showing certain portions of is connected to the S inputs thereof while "1c 61 o ~ ~ t p u t  
the circuitry of FIG. 1 in greater detail; and is connected to the R input thcreof, ther chy causing each 
FIG. 3 is a diagram of waveforms, useful in explain- 3j state to change stale every timc the C input i.; adivated. 
ing the present invention. This occurs because a set state, returns a E'ilse sicnal 
- 
DESCRIPTION OF 'FIIE PIREFERRED to the R input, causing the flip-flop to reset upon the 
EMBODIMENTS  next activation of input C. Conversely, a reset .;tage, 
return a false signal to input S c a ~ ~ ~ i i ~ g  ihe flip-flop 10 
Reference is now made to FIG. 1 which is a block dia- set when input C is next activated. The T a!ra 0 cutput 
gram of a preferred embodiment of the non-interruptable of each stage, s11ch as M23, are connected lo FM and 
digital coullting system of the present invention. Therein output lines, such as FMa/ia3 and ~ ~ 2 3 ,  ~ 1 1  of 
nun~eral 10 designates a master counter, shown for ex- the output lines of the stages of counter 10 arc con- 
planalory purposes as cornpising of 24 stages, designated 1lecte3 to hhc 24 bit gating unit 20, vJ.il?iie the I output MO-M23, MZ3 representing the least significant stage of each stage is connected lo the C iPpt of a ~ ~ ~ c c e e d -  
or bit to which input pulses from a terminal 12 are sup- 45 ing stage in the sccluence of stages, folming courrter 10. 
plied. The input pulses, hereafter designated PP, are as- The stages of slave counter 15 desiznated SO-S23 
sumed to be supplied from a system incorporating the are similar to the stages of the master counter 10 How- 
counting system of the present invei.ltion, which in addi- ever, in addition, each of the stages in the slave counter 
tion supplies control pulses, as as, cloclc signals. As- 10 inclrtdes two additional inputs desiznated Sd and 
suming that the input pulses are supplied at the rate of 4 50 Rd. Signals of thcse inputs, cause the stage to act In- 
megacycles (mc.1 the period of each input pulse is 0.25 dependently of signals at inputs S, C and R i\ false 
microsecond (ps.1, which as is appreciated by those signal at input Sd causes the stage to be set, while a false 
familiar with the art, is too short an interval for prcSent signal at input Rd causes the stage to be sesef. Oiil~i 
day 24 bit counters to achieve an acquiescent seat:: in re- when both inputs Sd and Rd ale true is the stage aRected 
sponse to an input pulse if each of the 24 stages under- 55 by input signals at the other three inputs S. C and R. 
goes a change of state, such as occurs when the count The 24 bit gating unit 20 comprises of 48 NAND 
in counter PO is a maximum and all the stages are reset gates designated, OS, OR, etc., up to 235 and 23R. The 
to a 0 state in response to an input signal. That is, when number associated with the designation of each gate in- 
a rippiing phenomenon or ripple pr0P:lgates from one dicates which stage the gate is associated with, whde 
end of the counter to the other. Thus, conventional 60 the letter at the end of the designation indicates to whtcfl 
techniques %or reading out master counter 10, between of the two additional inputs of each stage iil counter 
input pulses, cannot be employed. 15 the output of the gate is supplied. Thus, for ex- 
In order to read out counter 10 without interrupting the ample, NAND gate 23s is associated with stages M23 
supply of input pulses thereto, the system of the present and ,323 of the two counters, while its output is con- 
invention includes a second counter, hereafter referred 65 nected to the Sd inputs of stage 23. Simr!arly gate 23R 
to as the slave counter 15, which also consists of 24 stages is associated with the same two stages, with 11s output 
designated SO-S23 respectively. Each of the stages of being supplied to the Rd input of stage 523 One :npiit 
master counter 10 is assumed to comprise of a SEipdflop of gate 2 3 s  is connected to output line FM23 -whlic one 
---- with two outputs connected to a 24 bit gating unit 2% input of gate 23R is connected to the FM23 output line 
which is in turn connected to two inputs of each Of the 70 of stage M23. Similarly, each of the other gates hai 
stages of slave counter IS. The two output lines of each one input connected to one of the outpat lincs of thc 
stage, such as M23, of counter 10 are designated by the ,cage in the master counter associated there-,&l-j. 
stage designation and the stage designation bar, preceded In addition, each of the NAND gates oC tvrrit 20 E 15 
by the lctier F such a5 FM23  and lii'm. FM23 and one input connected to receive a control pulse on a cnntloi 
are true and false respectively, when state M23 is 75 line F25, which as shown in FIG. 1 iepresents i11e I 
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output of a flip-flop 30, assumed to form part of a nected to the other input of NAND gale 44, the oulp~it of 
logic control unit 35. The logic control unit 35 is also which is connected to the S input of flap-flop 40. 
assumed lo include an AND gate 36 the ouput of which m e  1 output of flip-flop 40 is cotlnected by means of 
is supplied to the least significant stage of slave counter an output line F26 to one input of a NAbD gate 46, the 
15. One input of AND gate 36 is connected lo input ; other input of which is connected lo the 0 oiitput of HIP- 
terminal 12 to be supplied with the input pulses, IP, flop 38 by means of an output line = The output of 
while the other input of gate 36 is connected lo  the 1 NAND gate 46 is connected to the R Inprit of Alp-flop 40 
output of flip-flop 38 by an output line F5. The C inputs of each of flip-flops 50 and 40 1s conacctsd 
Briefly, when F25 is true the gates in unit 20 are to respond to the input pulses designated dB, while the c^  
enabled, coupling each stage of the slave counter 15 input of flip-flop 38 is connected to iccewe clock cignals 
to a corresponding stage in the master counter, to assume designated Ck, from the system with whach the preseDf 
the state thereof. Thus, when F25 is true it represents noninterruptable digital counting system of the mven- 
a coupling control signal. On the other hand, tion, is assumed to be associated. I$uniEar!y, such system 
when F25 is false, thc gates in 20 are disabled so that provides the S and R inputs of flis-flop 38 wath contaol 
two counters are disconnected or decoupled from one 1; signals, designated T1 and T2 respeclavely 
another. Thus, when F25 is false it represeizls a de- Initially, the three flip-flops 30, .38 and 40 of the cor>- 
coupling control signal. Similarly, when F5  is true, gate trol unit 35 are in a reset state. Then, wllencver it 1'; dc- 
36 is enabled to supply IP pulses from terminal 12 to sired to read out the count in counter 10 w~tbout inl-r- 
counter 15. However. xrihen F5 iq false gate 36 is dis- rupting the supply of pulses thereto, 2 Gist  ~egabve  going 
abled, blocking the supply of IP pulses to counter 85. 20 control pulse 'IT1 is supplied to the S ~npnt  of flip-flop 3.9. 
The levels of F5 and FZ5 are controlled by the states Then, when the next clock signal GL is surpiied to Ine 
of flip-flops 38 and 30 respectively. C input of flip-flop 38, the flip-flop 38 1s Arppd to a set 
In operation, to read out master counter 10 flip-flop state, thereby providing a true level on the output Irile 
30 is set so that F25 is true, coupling counter 15 to master F5. As a result, gate 36 is enabled so that the slave 
counter 10. Also, flip-flop 38 is set to enable gate 36 which 25 counter 15 starts counting the inpt~t puPscs IP whach are 
enables the supply of pulses to slave counter 15. Flip-flop also supplied to  the master countel I@. Bowe\er, r t  
38 may be set after flip-flop 30 or before as is the case should be different from that in the mas:ci counter. 
in the arrangement, diagrammed in FIG. 1. Thus, when Subsequently, when a predeterrizined combmat~on of 
both F5 and F25 are true, both counters respond to the states of a selected group of least sign~ficant stagcs of 
same input pulses IP. In addition, slave counter 15 is tied 30 the master counter 10 is present, it is sensed by the 171pu.t 
to master counter so that the stages of counter 15  assume lines of AND gate 45, the output of AND gale 45 desrg- 
the states of corresponding stages in counter 10. Con- nated WO is true. As a result, the three i r p u ~ s  to NAhD 
sequently, the nominal count in both counters is the gate 42 are true, thereby causing tbe gate to povide a 
same. false output to the S input of Alp-flop 30. Then, when the 
Thereafter a control pulse resets flip-flop 30 which re- 35 negative going edge of one of the rnput pulscc BP as sup- 
sult in F25 being false. decoupling slave counter 15 from plied to the C input of flip-flop 30, flap-Pop 30 is drrve7-i 
10. However, since both counters respond to the same in- to a set state, so that tlie output line F25 thereof I \  trite. 
put pulses, the count in both will continue to be the same. This enables the various NAND gates III uwts 20 as here- 
Then at the time that the count in the master counlcr is inbefore described. As a result, the slave counter 15 IS 
desired, gate 36 is disabled, disrupting, onby the supply qg tied to the master counter 10, with each stage In the slav? 
of any additional pulses to slave counter 15. The count counter 15 assuming the state of the coriespoadtrcp st:e 
in counter 15 represents the desired count since, up to in the master counter 10. And, st~lce both counter. are 
such time, both counters counted the same pulses so that now supplied with the same input pulses (srnce gate 36 
at the desired time both had the same count. In the pre- is assumed to be enabled), the slave counter and the 
ferred embodiment diagrammed in FIG. 1, both the de- 43 master counter will advance in synchronrsa. That ,s, the 
coupling of the two counters and the coupling thereof are count in both will increase at the same rate so tbaf the 
chosen to occur when the stages thereof are in quiescent count in the slave counter 115 is identical vs~tlz that m the 
conditions. master counter 188. 
In the preferred embodiment diagrammed in FIG. 1, Thereafter, when the particular combinat~on of states 
the logic cont~ol unit 35, in addition to flip-flops 30 and of the least significant stages, tied lo AND gate 
38 includes a third flip-flop 40, which, like flip-flops 30 45 again occurs, the AND gate 45 again provides 
and 38, has 1 and 0 outputs and three inputs designated a true output WO which enables NAND gate 
S, C and R. Each of the flip-flops operates in a manner 44 to provide a false output to the $ i amt  of flip-Aop 
similar to that described in conjunction with the stages 40. Comseq~~ently, when the negative gomg edge of tr,:: 
of the master counter 10. That is, when a negative going 5; next input pulse is supplied to the (2 rnpirt of flap-flop 40, 
pulse is received at the C input. the flip-flop is set if the flip-flop 40 is driven to a set state. As a result, the level 
S input is also false, while being reset if the R input is of the olltput line F26 is false, so .;hat when ;L subscqueiuert 
false. When set, the one output of the flip-flop is true and input pulse is supplied to the C input of flrp-flop 30, the 
the zero output is false. Conversely, if the flip-flop is in flip-flop 30 is driven to a reset r e s ~ ~ ~ ~ r n g  a false 
a reset state, the one and zero outputs are false and true 60 level on the output line F25. Such false level drssbles 
respectively. all of the NAND gates in unit 20 and consequently the 
In the arrangement diagrammed in FIG. 1, all the out- slave counter 15 is disconnected from the mastel- counter 
puts of the three flip-flops are utilized except the 0 out- 10. However, since h e  two counters respond to ~e 
Put of flip-flop 30. As previously explained, the 1 out~L!t identical input pulses, the count in the slave counter 15 
of flip-flop 38 is connected by means of output line F5 65 will continue to be identical with that in master counter 
to gate 36, while the 1 output of flip-flop 30 is connected I@ even though the two ale di:,connected from one 
by means of line F25 to the 24 bit gating units 26). The another. 
1 output of Aip-flop 38 is also connected to I input of Then, when it is desired to readout the co- tent of the 
a NAND gate 42, the output of which is connected to master counter 10, at an instant in hime when Qiie nega. 
the S input of flip-flop 30. The 0 O U ~ P U ~  of flip-flop 40 is 70 tive going edge of a cloclr signal 1s to be supplied. just 
connected by means of an output line designated 3% to prior to such time, a T2 signal is supplied the R inpvt 
another input of gate 42 as well as to the R input of flip- of flip-flop 38. AS a result, h e  p. inp~" ;~  false so 
flop 30. The third input of gate 42 as well as one input when the negative going edge of h e  clock pulse i c  re- 
of a NAND gate 44 are connected to the output of a four ceived, i.e. at the instant that the count is desired, ths 
input AND gate 45. The 1 output of flip-flop 30 is con- 7.5 C and W inputs of flip-flop 38 are false As a iesuli, 
3,541,312 
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flip-flop 38 is driven to a reset state which results in a the foregoing description and diagram of FIG. 3 it should 
false level on the output line F5, in turn disabling gate be appreciated that after time 23, even though slave 
36 so that additional input pulses IP cannot be supplied counter 15 counts the input pulses, the two counters 
to the slave counter 15. That is, at the instant that the are disconnected from one another since duling such 
count of the master counter 10 is desired the slave counter time, the level of output line F25 is false and therefore 
15 is inhibited from increasing the count thereof. And, the gates in units 20 are disabled. 
since until that instant both counters count the same Since herebefore, the major propagation signal is de- 
input pulses with the counts in both being identical, it fined as the signal created by the change of state of stage 
should be appreciated that the final count in the slave M20 from set to reset, a condition occurring once every 
counter $15 after the disabling of gate 36 represents the lo sixteen pulse periods, in one embodiment of the invention, 
count in master counter 10 at such instant. After the the inputs to gate 45 (FIG. 1) are c o ~ e c t e d  to the out- 
slave counter 1 5  is given enough time to settle down, the puts of stages M20 through M23 so that only during the 
count therein is read out by a readout unit (not shorn) thirteenth period, after a major carry propagation signal 
to which the 1 outputs of the various stages of slave is created, is gate 45 enabled to provide a WO signal, 
counter 15 may be connected. 15 designated in Line f by numeral 55. This is accomplished 
The teachings hereinbefore disclosed may best be Sum- by connecting the ~ ~ 2 0 ,  ~ ~ 2 1 ,  and FM23 to the 
marized in conjunction with FIG. 3 which is a wave- inputs of gate 45. m a t  is, only when stages M20, M21 
form diagram in which the input pulses IP are and M23 are in a set state and stage M22 in a reset state, 
&!rammed in Line a, while Lines b thl.ough e represent representing a number 13 are all the inputs to AND gate 
the waveforms or levels on the output lines FM23, FM21 20 45 true so that the output WO thereof is true. In FIG. 3 
and FM20 respectively. Line f represents the output of the output gate 45 represented by WO is true between gate 45 while Line g represents the level the times t4 and t5. At time t5 the least significant stage M23 
T 1  signal supplied to the S input of flip-flop 38. Lines h, 2 switches from a set to a reset state and therefore disables 
and j ,  represent the levels of the output lines F5, F25 the gate 45. During the interval between time 24 and t5, 
and F26 of flip-flops 38, 30 and 40 re~pectively. Line k 25 when WO is true, the three inputs to NAND gate 42 
represents the level of the second control signal T2, a 5  (FIG, 1) are true so that a false output is supplied to the 
sumed to be supplied to the R input of flip-ilop 38. S input of flip-flop 30. As a result, when the trailing edge 
As is appreciated by those familiar with the art, the the next input pulse, designated in FIG. 3, Line a 
least significant stage M23 changes state in response by numeral 56 is supplied, the S and C inputs of flip-flop 
to the trailing edge of each of the input pulses p, while 30 30 are both false, the flip-flop to a set state, 
the M22 changes state in to every thereby providing a true output on output line F25. This 
other input pulse. The fourth least significant stage, M20 is designated in Line of FIG. by numeral 58. 
changes state in response to each eighth input pulse, so When F25 is true, all the NAND gates (FIG. 2) of that a transition from a true level to a false level occurs the units 20 are enabled so that the slave counter is in to the trailing edge Of every 'jxteenth pulse 35 tied to the master counter 10 as hereinbefore described. 
of the input pulses. Such a transition of states from set Thus, from time 12 to time tS the slave counter counts to reset is indicated in FIG. 3 to occur at the time fa. the input pulse, however, the counter differs that in When stage M20 changes from a set to a reset state, it 
may the next stage M19 which in turn may affect 
the master counter 10. But at the time t5 when the slave 
counter is tied to the master counter via unit 20, the 
each Of the succeeding stages the way to M0 if 40 stages of the slave counter 15 adopt the states of their 
of the stages are in their set state. Thus, a majar carry 
corresponding stag;es in the master counter propagation signal may assume to occur each time stage me two counters will contain the same count, which M20 changes from a set state to a reset state, thereby 
producing a rippbg signal through the succeeding stages is synchronoudy incremented by the input pulses, at a Mi9 through MO. Such rippling signal occurs each time 4r time ff when the four least significant stages M20 through 
the first four stages are switched from their set state to M23 again enable the gate 45 by providing a w e  WO 
their reset state, i.e. when the count represented by the O U W t  designated by numeral ". As a when the 
four stages is switched from that representing 15 to trailing edge of the next input pulse, designated in Line 
one representing 0. a by numeral 62 is received, at t8, flip-flop 40 will be In order to disconnect slave counter 15 from master 50 driven to a set state to provide a true output on output 
counter 10 after such rippling or major carry propagation line F26 (Lime j) as designated by numeral 64. When 
signal had a change to advance through all the stages flip-flop 40 is driven to a set state, the 0 output which is 
and enable the stages to settle down, in accordance with connected to output line $26 (see FIG. 1) is false. AS a 
the preferred teachings of the present invention, the gate result, the R input of flip-flop 40 is false so that when the 
45 is enabled to provide the true output WO to initiate 55 trailing edge of a subsequent input pulse, designated by 
the disconnecting of slave counter(l5 from master comtw numeral 65, is received by flip-flop 30, the latter men- 
10 when the count represented by the first four stages tioned flipflop is reset. 
represents 13. That is, the WO output is M e  during the When flipflop 30 is rest, the F25 output line thereof 
thirteenth input pulse after a major - propaga- is false as indicated by numeral 67, thereby disabling the 
tion signal has past the fouTth stage ~ ~ 2 0 .  e  gating unit 20. As a result, the slave counter 15 is dis- 
This is s&cient time to have allowed the previous major connected from the master counter 10. It should be pointed 
caw propagation signal to be propagated out however, that even though the slave counter 15 is 
through stages MI9 through MO, so that all the stages are disconnected from the master counter lo the counts in 
in their quiescent state. the two counters are the same since they both respond, 
Reference is again made to FIG. 3. Let it be assumed 65 0' are incremated by, the same input pulses. 
that a readout cycle is initiated at a time $1 by supply- The instant at which the count in the master counter 
ing flipflop 38 with a false ~1 signal designated in vine is desired is chosen to be synchronized with the trailing 
by numeral 50. ~t a later time t2, when the trailing edge of a clock pulse. In FIG. 3 this is diagrammed as a 
edge of the clock pulse is assumed to be supplied to the time tX. Just prior to the trailing edge of such clock pulse, 
C input of flip-flop S (FIG. I) ,  flip-flop 38 is driven to 70 dufing the period thereof, a T2 signal is supplied to the 
its set state. As a result, the level of output line F5 is R input of flip-flop 38. This is designated in FIG. 3 by a 
switched from false to true as indicated in Line h by time t10. As a result, when the trailing edge of the clock 
numeral 52. When FS is true, gate 36 is enabled so that pulse is received at time tx, the R input of flipaop 38 is 
the input pulses IP are supplied to the slave counter 15 false, driving flip-flop 38 to a reset state as represented 
to be counted therein. Pulse T I  ends at a time 0. From 75 by the change of level of F5 from a true to a false state, 
3,541,312 
9 10 
designated by numeral 69. When FS is false, gate 36 is pulse, the counts therein increase synchronously. Thus, 
disabled so that the slave counter 15 can no longer receive the count in the slave counter is identical with the wurst 
input pulses to be counted therein. That is, a t  time tx in the master counter. 
the count in the slave counter 15 is identical with that in Sometimes thereafter, the slave zounter is disconncced 
the master counter I@. However, whereas the master from the master counter. However since both respond to 
counter 10 is permitted to receive additional input pulses the same count the count in both is the same. Once this 
after tx, the supply of input pulses to the slave counter is state is reached, reading out the count in the master counter 
interrupted. at any given instant, such as tx is accomplished by dis- 
After slave counter 15 settles down, the exact count rupting the supply of pulses to the s ave counter at time fx.  
therein is transferrable by means of its output lines to  a After the slave counter settles down, the count therein 
readout unit. Such count represents the exact count pres- represents the count therein at x which is also the count 
ent in the master counter I@ at time tx. However, instead present in the master counter at b. 
of reading it out from the master counter 10 it is read The reading out may occur at :hosen instances or at 
out from the slave counter $5. In FIG. 3, the end of the fixed intervals such as one second. In the latter arrange- 
T2 pulse is assumed to occur at time t11. After time tx 15 ment after reading out the count from the slave counter 
flip-flop 38 is in a reset state so that two inputs to NAND a t  one second, and before the next second, a readout 
gate 46 are true providing a false output to the R input cycle is initiated in which starting with control pulse TI 
of flip-flop 40. Consequently, when the trailing edge of a and ending with Tz. 
subsequent input pulse is received at time t12, flipfllop It  is approciated that those familiar with the art may 
40 is driven to a reset state as indicated by the change of 20 make modifications in the arrangements as shown with- 
,level of F26 from a true to a false level designated by out departing from the true spirit of the invention as 
numeral 71. claimed in the appended claims. 
In the foregoing, the invention has been described in What is claimed is: 
conjunction with logic circuitry whereby the slave counter 1. A digital counting system comprising: 
is supplied with the input pulses before the coupling of 25 a first multistage counter; 
the two counters together. Also, both coupling and de- a second multistage counter; 
coupling of the two counters occurs as a function of a input means adapted to be connected to a source of a 
combination of states of selected stages of the master continuous sequence of input pulses; 
counter, which provide a true WO. Also the decoupling means connecting said input means to said first counter 
of the counters may in some cases be accomplished by 30 to continuousl~ count fie Input pulses sup~slied 
actuating gate 44 with an external control pulse, rather thereto; 
than a true WO signal may be preferable to decouple the first logic control means coupled to said second counter 
counters when the carry propagation time or ripple has and said input means, and adapted to respond to a 
died down and all the stages are in a quiescent condition first control signal to couple said second counter 
which is sensed by employing gate 45 to provide a true 33 to  said input means to count the input pulses sup- 
WO si-ma1 as a function of stages M20-M23. plied thereto; 
The foregoing description of the noninterruptable digi- second logic control means for coupling each stage of 
tal counting system of the invention may be summarized said second counter to a corresponding stage in said 
by regarding the system as comprising a master counter first counter, whereby the count in the two counters 
10 to which input pulses IP are supplied, at a rate 40 when the two are coupled together and said second 
that the counter cannot be accurately readout between counter is supplied with said input pulses is the 
pulses. That is, the maximum time which may be re- same; and 
quired for the counter to settle down, i.e., the counter,s control means for controlling said second logic control 
carry propagation time is greater than the period of the means to decouple the second counter from said first 
input pulses. The system includes a second or slave count- 45 'Ounter when said first and second counters arc sup- 
er 15, and logic control circuitry. plied with the same input pulses from said input 
means, whereby the count in both counters is the 
Initially, the slave counter is disconnected from the same and increments synchronously, said first logic 
master counter and only the master counter counts con- control means being further adapted to respond to 
tinuously the input pulses. When the count of the master 50 a second control signal to disrupt the supply of pulses 
counter BO is desired at  a fixed instant in time tx, to said second counter at a selected time. after said prior thereto t l  a first control pulse T I  is supplied second counter is decoupled from said first counter, to the control circuitry. As a result the slave counter is said control means including means for controlling 
supplied with the input pulses, so that both count the 
said second logic means to couple said second counter 
same pulses, even though the counts therein, differ the to said first counter when botfr counters are coupled logic control circuitry includes means to provide a signal 55 to  said input means to count ihe input pulses ibere- 
which ties the slave counter to the master counter at a from, and to further control said second lo,' OIC means time when most stages thereof are in a quescent condi- to decouple said second counter from said first counter tion or settled down. In the foregoing example with a 24 when a selected group of stages of said first counter bit master counter and a pulse period of 0.25 ps., after are in a selected combination c~f states reprcsentativc 
a disturbing or rippling pulse is supplied to the fifth stage of a quiescent condition of substantially all the stages MI9 which may affect any or all of stages M19 through 
MO, thirteen pulse periods elapse before the slave counter of said first counter. 
15 is tied to master counter PO. That is. the 20 staEes MI9 2. A digital counting system comprising: - 
through MO are given 13 x0-25=3.25 ps. to settle down 
which is sufficiently long. This is accomplished by utiliz- 65 
ing the outputs of the first four stages M23-M20 to en- 
able gate 45 when the count in the first four stages is IS, 
occurring thirteen pulse periods after MI9 is switched 
from a set to a reset state, representing the start of the 
rippling pulse propagating through MI9 through MO. 70 
When gate 45 is enabled gate 43 is enabled, setting flip- 
flop 30 to provide a true pulse F25 which enables gating 
unit 20. As a result, slave counter 15 is tied to master 
counter 10 and assumes the count therein. Thereafter, 
since both counters are supplied with the same input 75  
a first multistage counter; 
a second multistage counter; 
input means adapted to be connected l o  a source of a 
continuous sequence of input pnlses; 
means connecting said input means to said first counter 
to continuously count the ilput pulscs supplied 
thereto; 
first logic control means coupled o said second counter 
and said input means, and adapted to respond to a 
first control signal to couple said second counter to 
said input means to count the input prilses supplied 
thereto; 
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second logic control means for coupling each stage of first slate in response to a first control signal adapted 
said second coun'er lo a corresponding stage in said to be received thereby, said first gate being disabled 
firit ccnnter, wbcleby the count in the two counters to disrupt the supply of input pulses to  said slave 
when the two are coupled together and said second counter when said first element is in a second state 
counter is supplied with said input pulses is the in response to a second control signal adapted to be 
sane; and received thereby; 
contiol means for controlling said second logic control gating stluclure means connected to the n stages of said 
means lo decouple the second counter from said first master counter and to the n stages of said slave 
counter when said first and second counters are sup- counter for coupling each stage of said slave counter 
plied witla the simc input pulses from said input to a corresponding stage in said master counter to 
means, whereby the count in both counters is the assume the binary state of the stage of the master 
same and increments synchronously, said first logic counter in response to a coupling control signal and 
control means being further adapted to respond to a for decoupling each of the n stages of said slave 
seconcl control siznal to disrupt the supply of pulses counter from its corresponding stage in said master 
to said second counter at a selected time, after said 15 counter in response to a decoupling control signal; 
second counter is decoupled from said first counter, and 
said first logic corltrol means including an AND gate, logic control means including a second bistable element 
and a first contrsl flip-flop having first and second connected to said gating structure for providing said 
states, rneans cormecting said flip-flop to one input coupling and decoupling control signals thereto when 
of said AND gat:, means connecting a second input 20 said second bistable element is in a first stable state 
of s a d  AND ga e to said input means, and means or a second stable state, respectively, said logic con- 
conceci~ng the output of said AND gate to  said second trol means includes a second gate connected to a 
counter, said Aip-flop being switchable to said first selected number of stages of said master counter to  
state in responsc to said first control signal to enable drive said second bistable element to at least said 
said AND gate, and being further switchabie to said 25 second stable state when said selected number of 
second atate in response to said second control signal stages are in a selected combination of binary states. 
to disable said AVD gate so as to disrupt the supply 5.  The noninterruptable digital counting system as re- 
of inputppillses to said second counter. cited in claim 4 in which said logic control means includes 
3. The digital counting system as recited in claim 2 at least a third gate connected to said filst bistable ele- 
whcre13 said contlol means includes a second control 30 ment and said second gate for dnlving said sccond bistable 
dip-fiop Xavi.;g first ard second states, and means coupling element to the second stable state thereof only when said 
said control Sip-flop tct said second gating means to couple first element is in said first state and second selected num- 
each stage of said s:cond counter to a corresponding ber of stages are in said selected combination of binary 
stage in said first counter when said second control flip- states. 
flop is in said first state and decouple said counters from 35 6. The noninterruptable digital counting system as re- 
one another when said second control flip-flop is in said cited in claim 5 wherein said logic means includes a fourth 
second state, and means for controlling the state of said gate connected to said first element and said second gate 
sccond control flip-flop. for driving said second element to its first stable state 
4. A noniaterruptable digital counting system compris- when said first element is in said first state and said se- 
ing: 40 lected number of stages are in said selected combination 
a master iz stage binary counter; of binaly states. 
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